App No.: 10/589,428
Docket No.: 559502005400
Inventor: Kengo MAEDA et al.
Title: SEMICONDUCTOR MEMORY
REPLACEMENT SHEET
Sheet 1 of 19



Fig. 1



Fig. 2

App No.: 10/589,428
Docket No.: 559502005400
Inventor: Kengo MAEDA et al.
Title: SEMICONDUCTOR MEMORY
REPLACEMENT SHEET
Sheet 2 of 19


1
2
3
4
5
External Clock C1
Internal Clock C2
CE#
ADV#
Burst Start Signal
DLL Enable
End of Burst Sequence
Clock Enable Signal
Initialization Mode
Lock Mode Signal
Lock Mode
C4
Stop
WT
Reference Clock Enable
Reference Clock C5
Phase Comparison
Delay Clock C6
Reflection of Comparison Result
PLUS/MINUS/EXTRAMINUS
DLL Clock C3

Fig. 3



Fig. 4

App No.: 10/589,428
Docket No.: 5595020054O0
Inventor: Kengo MAEDA et al.
Title: SEMICONDUCTOR MEMORY
REPLACEMENT SHEET
Sheet 4 of 19


RGEN
EN1
EN2
RST
BIASON
S112
Each FF: Latch is reset
by Negative Logic (reset by "L").
113
102
103
112
111
104
S102
141
152
BIASF1
BIASF3
117
116
106
S101
BIASF2
115
151
Delay
132
114
105
101
Delay
131
S111
Internal Clock C2
Lock Mode Signal M
Burst Start Signal St

Fig. 5



Fig. 6


Write Signal WT
Reset Signal RST
Dummy Delay Reset Signal
Lock Mode Signal M
Clock CF
DLL Clock C3
Selector
201
Delay Circuit
202
Fine Adjustment Circuit
203
Selector
204
Clock C200
Clock C201
Operation Clock C4 (to Coarse Delay Circuit 400)
Delay Clock C6 (to Phase Comparison Circuit 300)

Fig. 7



Fig. 8

App No.: 10/589,428
Docket No.: 55950200540
Inventor: Kengo MAEDA et al.
Title: SEMICONDUCTOR MEMORY
REPLACEMENT SHEET
Sheet 8 of 19



Fig. 9

App No.: 10/589,428
Docket No.: 559502005400
Inventor: Kengo MAEDA et al.
Title: SEMICONDUCTOR MEMORY
REPLACEMENT SHEET
Sheet 9 of 19



Fig. 10

App No.: 10/589,428
Docket No.:
Inventor: Kengo MAEDA et al.
Title: SEMICONDUCTOR MEMORY
REPLACEMENT SHEET
Sheet 10 of 19


(To Phase Comparison Circuit)
COASEL0
(To Phase Comparison Circuit)
COASEL15
OUTA
(To Fine Delay Circuit)
410
411
IN1 NBIAS WT COAPLUS COAMINUS OUT1 NBIAS OUT3 IN4 OUT2 IN3 IN5 IN2
WT
COAPLUS
COAMINUS
Operation Clock C4
NBIAS
RS1
COARSTB

Fig. 11


400
401
402
421
441
P401
431
P402
451
452
OUT2
OUT1
IN1
IN2
422
442
432
NBIAS
WT
433
P403
456
OUT3
IN5
IN4
S401
434
435
P405
436
437
P406
438
IN3
COAMINUS
COAPLUS
P404

Fig. 12


RF5~RF9
442
Delay Cell
422
441
421
NBIAS
RF4
P
N
BIAS
TR1
RF0~RF3
VCC
VSS

Fig. 13



Fig. 14

App No.: 10/589,428
Docket No.: 559502005400
Inventor: Kengo MAEDA et al.
Title: SEMICONDUCTOR MEMORY
REPLACEMENT SHEET
Sheet 14 of 19


Delay
Addition
Unit
SYDLLEN
553
COACKO
EXMINREG
551
552
SYDLLFINECKO
SYDLLFINECKOB
FINEREGO
P
N

Fig. 15


521
531
522
Lock Mode Signal
SYCOAPLUS
SYDTPLUS
525
S501
534
SYFSEL
SYCOAMINUS
523
531
532
533
535
SYDTMINUS
FINEPLUS
FINEMINUS

Fig. 16

Error Messages Log Sheet

Date _____

Employee Name: _____

Task	Batch#	Scanner#	User Id	Time(hh:mm)	Action Taken
	18515	17		05	Rescan Documents
Error Message:	Paper Jammed				

Task	Batch#	Scanner#	User Id	Time(hh:mm)	Action Taken
Error Message:					

Task	Batch#	Scanner#	User Id	Time(hh:mm)	Action Taken
Error Message:					

Task	Batch#	Scanner#	User Id	Time(hh:mm)	Action Taken
Error Message:					

Note: List of Tasks : Scanning, Image Ver/QA, Correction/QA, Rescan, Color QA
List of actions: Continued, terminated, Start over, Other action



Fig. 17A



Fig. 17B



Fig. 18

App No.: 10/589,428
Docket No.: 559502005400
Inventor: Kengo MAEDA et al.
Title: SEMICONDUCTOR MEMORY
REPLACEMENT SHEET
Sheet 18 of 19



Fig. 19

App No.: 10/589,428
Docket No.: 559502005400
Inventor: Kengo MAEDA et al.
Title: SEMICONDUCTOR MEMORY
REPLACEMENT SHEET
Sheet 19 of 19